


**GATED DIODE (gd)**

190 

100

160

165-1

S

165-2

PLANAR GATED DIODE

p-WELL

170

G

165-3

165-4

DIFFUSION

POLYSILICON

CONTACT

FIG. 2A




FIG. 2B






FIG. 2C




*FIG. 3A*




*FIG. 3B*


GATED DIODE CAPACITANCE vs GATE-TO-SOURCE VOLTAGE ( $V_{gs}$ )  
EACH CURVE REPRESENTS A DIFFERENT GATED DIODE GATE SIZE.  
THRESHOLD VOLTAGE = 0.2 V




*FIG. 4A*




*FIG. 4B*




*FIG. 5A*



*FIG. 5B*



*FIG. 6*



*FIG. 7*




FIG. 8




FIG. 9






FIG. 10

LINEAR CAPACITOR  
GAIN =  $dV_{out}/dV_{in} = 1$




*FIG. 11A*




*FIG. 11B*

GATED DIODE AMPLIFIER REPRESENTATIVE CIRCUIT



*FIG. 11C*

GATED DIODE AMPLIFIER REPRESENTATIVE CIRCUIT






*FIG. 12A*

GATED DIODE

$$\text{GAIN} = dV_{\text{out}}/dV_{\text{in}} > 1$$



*FIG. 12B*




FIG. 12C




FIG. 12D




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17






FIG. 18




FIG. 19A




FIG. 19B




FIG. 20A




FIG. 20B

